A low dead time vernier delay line TDC implemented in an actel flash-based FPGA

Pre One:A pico-second resolution arbitrary timing generator based on time folding and time interpolating

Next One:A 1.15-ps Bin Size and 3.5-ps Single-Shot Precision Time-to-Digital Converter With On-Board Offset Correction in an FPGA