中国科学技术大学 wangyonggang--Home-- A Linear Time-Over-Threshold Digitizing Scheme and Its 64-channel DAQ Prototype Design on FPGA for a Continuous Crystal PET Detector

王永纲

Professor

E-Mail:

Contact Information:63606499

Degree:博士

Click:Times

The Last Update Time: ..

Current position: Home >> Scientific Research >> Paper Publications

A Linear Time-Over-Threshold Digitizing Scheme and Its 64-channel DAQ Prototype Design on FPGA for a Continuous Crystal PET Detector

Hits:

Impact Factor:1.575

DOI number:10.1109/TNS.2013.2293758

Journal:IEEE TRANSACTIONS ON NUCLEAR SCIENCE

First Author:wangyonggang

Correspondence Author:wangyonggang

Document Code:000334923000012

Volume:61

Issue:1

Page Number:99-106

ISSN No.:0018-9499

Translation or Not:no

Date of Publication:2014-01-31

Included Journals:SCI

Pre One:A flexible 32-channel time-to-digital converter implemented in a Xilinx Zynq-7000 field programmable gate array

Next One:A Multi-Chain Merged Tapped Delay Line for High Precision Time-to-Digital Converters in FPGAs