- 王永纲,王永纲.A Multi-Chain Merged Tapped Delay Line for High Precision Time-to-Digital Converters in FPGAs.IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS,2017,65(1):96-100.
- 王永纲,王永纲.A 3.9-ps RMS Precision Time-to-Digital Converter Using Ones-Counter Encoding Scheme in a Kintex-7 FPGA.IEEE TRANSACTIONS ON NUCLEAR SCIENCE,2017,64(10):2713-2718.