Chen Bo, Li Xi, Zhou Xuehai. Model Checking of MARTE/CCSL Time Behaviors Using Timed I/O Automata[J]. Journal of Systems Architecture, v88，p120-125，2018，SCI

Pre One:Gong L , Wang C , Li X , et al. MALOC: A Fully Pipelined FPGA Accelerator for Convolutional Neural Networks With All Layers Mapped on Chip[J]. IEEE Trans Comput Aided Des Integr Circuits Sys, 2018, 37(11):2601-2612，SCI

Next One:Bo Wan, Xi Li, Bo Zhang, Caixu Zhao, Xianglan Chen, Chao Wang, and Xuehai Zhou, DCW: A Reactive and Predictable Programming Framework for LET-based Distributed Real-time Systems，ACM TRANS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS，卷: 24期: 3，2019，SCI